ASIC DESIGN: RTL to GDS
Internship Training Report by Kusuma
M
JSS Academy of Technical Education
2024-25
Introduction
• • ASIC (Application-Specific Integrated Circuit)
design involves designing customized circuits.
• • The process includes RTL design, verification,
synthesis, and physical design.
• • This report covers the internship experience
at Vivartan Technologies LLP.
About Vivartan Technologies LLP
• • Established in 2016, based in Bangalore,
India.
• • Specializes in VLSI design and training.
• • Focuses on bridging the gap between
academia and industry.
• • Provides project-based learning and
placement opportunities.
Standard Cell Design
• • Standard cells are pre-designed logic gates
used in ASIC design.
• • Includes inverters, buffers, AND, OR, XOR,
and other logic gates.
• • Designed at transistor level and optimized
for performance.
ASIC Design Flow
• 1. RTL Design: Coding in Verilog/VHDL.
• 2. Verification: Functional verification using
simulation tools.
• 3. Synthesis: Converting RTL code to gate-level
representation.
• 4. Place and Route: Physical layout generation.
• 5. Signoff: Timing analysis and power
optimization.
Internship Outcomes
• • Gained hands-on experience in standard cell
design.
• • Learned about ASIC design flow and EDA
tools.
• • Developed skills in synthesis, place & route,
and verification.
• • Improved understanding of semiconductor
design and fabrication.
Conclusion & Future Work
• • Standard cell libraries are essential for ASIC
design.
• • Future improvements include advanced logic
cells, optimizations for power & speed.
• • Further research into transistor behavior and
optimized cell structures.

ASIC_Design_Presentation.pptx.Advanced ASIC Systems Design Strategies!

  • 1.
    ASIC DESIGN: RTLto GDS Internship Training Report by Kusuma M JSS Academy of Technical Education 2024-25
  • 2.
    Introduction • • ASIC(Application-Specific Integrated Circuit) design involves designing customized circuits. • • The process includes RTL design, verification, synthesis, and physical design. • • This report covers the internship experience at Vivartan Technologies LLP.
  • 3.
    About Vivartan TechnologiesLLP • • Established in 2016, based in Bangalore, India. • • Specializes in VLSI design and training. • • Focuses on bridging the gap between academia and industry. • • Provides project-based learning and placement opportunities.
  • 4.
    Standard Cell Design •• Standard cells are pre-designed logic gates used in ASIC design. • • Includes inverters, buffers, AND, OR, XOR, and other logic gates. • • Designed at transistor level and optimized for performance.
  • 5.
    ASIC Design Flow •1. RTL Design: Coding in Verilog/VHDL. • 2. Verification: Functional verification using simulation tools. • 3. Synthesis: Converting RTL code to gate-level representation. • 4. Place and Route: Physical layout generation. • 5. Signoff: Timing analysis and power optimization.
  • 6.
    Internship Outcomes • •Gained hands-on experience in standard cell design. • • Learned about ASIC design flow and EDA tools. • • Developed skills in synthesis, place & route, and verification. • • Improved understanding of semiconductor design and fabrication.
  • 7.
    Conclusion & FutureWork • • Standard cell libraries are essential for ASIC design. • • Future improvements include advanced logic cells, optimizations for power & speed. • • Further research into transistor behavior and optimized cell structures.